U.S. Department of Commerce, Patent and Trademark Office						et No.	Serial No.			
					M-11822 I	US	09/925,102			
O INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)				
(Use several sheets if necessary)						Jack H. Yuan et al.				
JUL 2 Z 2008 (S)					Filing Date	Group				
						August 8, 2001		2185		
TRADEN	ATT		U.S. P	atent Documents						
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I			
	AA	5,043,940	Aug. 27, 1991	Harari		,	RECEI	VE		
	AB	5,070,032	Dec. 3, 1991	Yuan et al.			(
<u> </u>	AC	5,095,344	Mar. 10, 1992	Harari		-	₩L 3-0	2002		
	AD	5,172,338	Dec. 15, 1992	Mehrotra et al.		iec)	nology Center			
	AE	5,297,148	Mar. 22, 1994	Harari et al.						
	AF	5,313,421	May 17, 1994	Guterman et al.						
	AG	5,315,541	May 24, 1994	Harari et al.						
	AH	5,343,063	Aug. 30, 1994	Yuan et al.						
	AI	5,661,053	Aug. 26, 1997	Yuan						
	AJ	5,712,180	Jan. 27, 1998	Guterman et al.						
	AK	6,103,573	Aug. 15, 2000	Harari et al.						
			Foreign	Patent Documents						
					Tran	slation				
		Document	Date	Country	Class	Subclass	Yes	No		
	<u>_</u>	· · · · · · · · · · · · · · · · · · ·					<u> </u>			
				ithor, Title, Date, Per	·——-	`				
	AL.		International Elec	Memory Technology etronic Devices Meeting						
	AM,	Takeuchi, Y., et al., "A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories," 1998 Symposium on VLSI Technology; Digest of Technical Papers, IEEE, Honolulu, Hawaii, June 9-11, 1998, pp. 102-103.								
	AN ·			rasitic Capacitance on Vorkshop, IEEE, Mont						
	AO-	Chan, et al., "A T Letters, Vol. EDL		stor Oxide-Nitride-Ox 1987, pp. 93-95.	ide EEPROM I	Device, " <i>IEEI</i>	E Electron D	evice		
Examiner			Date Considered	 i	·· ·					

Sheet 2 of 2

U.S. Department of Commerce, Patent and Trademark Office						et No.	Serial No.			
						M-11822 US		2		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s) RECEIV				
(Use several sheets if necessary)						Jack H. Yuan et al. JUL 3 0 200				
						· 7				
JUL 2 2 2002 3						August 8, 2001		Group Crinology Center 210 2185		
En	- ARY)	U.S. P	atent Documents	<u> </u>		<u> </u>			
*Examiner Initial	Document Number Date		Name	Class	Subclass	Filing D If Approp				
	AP	6,151,248	Nov. 21, 2000	Harari et al.						
	AQ	6,222,762	Apr. 24, 2001	Guterman et al.						
			,							
			Foreign	Patent Documents	l .					
								Translation		
		Document	Date	Country	Class	Subclass	Yes	No		
	<u> </u>	OTHER A	RT (Including Au	ıthor, Title, Date, Perti	nent Pages,	Etc.)				
	AR -	R - Nozaki et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application," <i>IEEE Journal of Solid State Circuits</i> , Vol. 26, No. 4, April 1991, pp. 497-501.								
	AS"	Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," <i>IEEE Electron Device Letters</i> , Vol. 21, No. 11, November 2000, pp. 543-545.								
	AT	DiMaria et al., "Electrically-alterable read-only-memory using Si-rich SIO ₂ injectors and a floating polycrystalline silicon storage layer," <i>J. Appl. Phys.</i> 52(7), July 1981, pp. 4825-4842.								
	AU	Hori et al., "A MOSFET with Si-implanted Gate-Si0 ₂ Insulator for Nonvolatile Memory Applications," IEDM 92, April 1992, pp. 469-472.								
Examiner			Date Considered	 d						
				t citation is in conformatopy of this form with you						